**Experiment #3**

**Aim: Write the SystemVerilog code for DFF and 4-bit adder. Also verify their operation using SystemVerilog testbench.**